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I .0 S IMMARY
This note describes the General Purpose Computer (GPC) "subsystem"
of the Orbiter Data Processing System (DPS). Two interface areas are
described. One is the area of GPC intraconnections and intracommunications
involving the hardwire/software interface between the Central Processing
Unit (CPU) and the Input/Output Processor (IOP). The other is the area of
GPC interconnections and intercommrriications and involves the hardware/
software interface between the five Orbiter GPC's.
This note is one cf a series of Orbiter DPS interface descriptions that
will be published on specific data buses and their respective Bus
Terminal Units. (BTU's). The purpose of each design note is to thoroughly
describe the hardware/software configuration and interface to a level of
detail sufficient for the integrated systems operation to be understood.
Based on the detailed GPC interface description developed in Section 3.0, it
is felt that the basic CPU to IOP interface and the GPC to GPC interface
have the potential for trouble free operation. However, due to the
complexity of the interface and the criticality of GPC synchronization to
overall avionics performance, the GPC to GPC interface should be carefully
ev , luated when attempting to resolve test anomalies that may involve GPC
timing and synchronization c rrors.
I
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2.0 INTRODUCTION
The Space Shuttle DPS design requires that the five Orbiter GPC's have the
ability to communicate certain vital information. This information enables
the GPC's to operate in a coordinated manner. The exchange of information
between GPC's is accomplished by using five dedicated Intercomputer
Communication (ICC) data buses and selected Discrete Input (DI) and
Discrete Output (DO) lines. Each GPC is in command of one ICC data
bus which is used by that GPC to send specially formatt(^d serial digital ;CC
messages to the other GPC's. The selected DO lines are set or reL2t by
each GPC to be input on the DI lines of the other GPC's. The set or
reset con.iition of these discrete lines is used to communicate status or
operating modes bet.^ieen the GPC's. The discrete lines provide GPC
information exchange that is best communicated by on/off bit, configurations
and is available to be read continuously during program execution.
A block diagram of the total Orbiter Avionics DPS (extracted from reference
C) is shown in Figure 1. Only those DPS elements previously discussed
are described by this design note.
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3.0 DISCUSSIM
The reference material used during this effort is listed in Section 5.0.
3.1 GPC syctpm five ryiew
The hardware and software interfaces within the Orbiter Avionics System
are essential to the successful operation of the multiprocessor GPC
configuration which is designed for simplex and redundant computer operation. The
DPS hardware and associated software must operate in a cooperative relationship
which includes hardware Built-In-Test Equipment (BITE) and software that
check each other to prevent error or failure conditions from going undetected.
The interfaces between the five GPC's are referred to as inter;ommunieation
and interfaces between the CPU and IOP of a single GPC are referred to as intra-
corimwnication. Figure 2 shows these hardware interfaces.
The intercOrINUnication interface utilizes both serial digital data buses
(to transmit twenty-eight bit words containing sixteen data bits) and
discrete signal lines (to convey certain discrete information). Five ICC
data buses are used to send and receive the serial digital data essential
to the operation of GPO's as common or redundant set members. Each GPC
has a dedicat -, d ICC data bus to transmit messages to the other GPC's, while
it receives messages from the other GPC's on the remaining ICC data buses.
All GPC's exchange their ICC;messages simultaneously at scheduled intervals.
a 1 MHz serial bit rate. .
Intracommunication involves the bi-directional exchange of infonnation
between the CPU and the IN that is essential to operation of the GPC as
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a unit. This is the first level of interface and must be operatin;I in
order for'the individual GPC to initiate and sustain the intercommunication
r
processes. Intracommunication between the CPU and IOP utilizes a bi-
directional thirty-four bit (includes two parity bits) parallel data
channel and five interrupt lines. The data channel allows the CPU to
communicate, through the use of program controlled Input/Output (I/0)
commands, with the processcrs in the IOP to read, set and reset the discrete
signal line registers associated %tith the GPC. The IOP processors
communicate with the CPU by using the data channel as a Direct Memory Access
(DMA) channel to access main CPU and IOP memory. This path is used to read
instructions and read/write data front/to memory. The IN also communicates with
the CPU via interrupts to indicate I/O completion or to indicate certain error
conditions or change of status. The CPU reads the IOP interrupt status
register with a program controlled input coamiand to determine the cause of
the interrupt.
3.2 GPC In tra corrtnuni ca tion
GPC Intracommunication involves the communication between the CPU and the
IOP and is conducted over a bi-directional thirty-four bit parallel data
bus which is utilized as an I/O channel between the CPU and IOP. All
information transfers between the CPU and 10P are managed by the Channel
Controller (CC).
3.2.1 Ufrect I/O
The CPU utilizes the I/O cha ,inel for direct I/O operations controlled by
the CC. The CC consists of differential drivers and receivers for control
signal transfer between IOP and CPU. Specifically, an eighteen hit DtJA
6^-_
ir
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address register, a DMA address register odd parity generator, a thirty-
two bit W input data register, an eighteen bit PCI/O command register,
a parity c errerator/chect ,.er, a thirty-two bit output data register, a DMA
input data register, and other logic. The thirty-six bit bi-directional
data consists of thirty-two bits of data, an jda parity bit and a storage
protect bit for each half word. Under CPU control for direct I/O operations,
the I/O channel operates at a worst case rate of eighty-four KNz (derived
from reference G).
The CPU coMILinicates with the toaster Sequence Controller (MSC) and Bus
Control Elements (BCE's) by use of program controlled input (PCI) and
program controlled output ( PCO) instructions. The PCI/O instructions are
two thirty- two bit words. The first word is t1he command, followed by a
data word for the PCO instruction. For the PCI instruction, an IOP data word
to the CPU follows. The PCT/O instructions are used to control the CC, the
Control Monitor (CM), the Redundancy Management (PV) logic, the Dat: flow
(DF) logic, and the BCE/iiSC local store (LS). The CPU controls the operation
of MSC programs by loading the MSC program counter (PC) through use of the
PCO LS instruction which starts the MSC at a particular program; the BCE's
register can be loaded by the CPU but the MSC must start then with an SIO instruc-
tion. The MSC car,
 control which program the BCE will execute by loading the BCE PC
and/or base register- using the MSC 'LBP' and 'I.BB' instructions. The CPU can
monitor the activity of the MSC and BCE's by PCI instructions to read the IOP
status registers that are set by the har^vrare and fi rrnrare MSC/E;CE logic.
The MSC can monitor- BCE activity by executing a 'repeat until' instruction
which waits for tl-.e specified BCE's) to enter the wait state by monitoring the
associated hits in the Bu, ,v/Vait or BCE-iiSC indicator register status. The
Y
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BCE indicates to the CPU and MSC that it is finished with a program by
executing the 'Wait' (WAT) instruction which resets the Busy bit
in IOP status Register 4.
3.2.2 Direct Memory Access
The IOP utilizes the CC for DMA capability to access CPU and IOP memory.
The DMA capability is under microcode control to acquire MSC and BCE
program instructions. The DMA may also read Multiplex Interface Adapter
(MIA) output data from memory and write MIA input data into main memory.
The requests for CP') or IOP memory access by the MSC and BCE are queued
in a First-in-First-out (FIFO) DMA request stack that can accomodate up
to sixty-four requests. The DNIA goes into a 'burst' rnode
of operation when eight or more memory access requests have been stored in
the FIFO stack. The 'burst' node errpties the stack, allowir.y no CPU I/O
channel usage during this period. When the I/O channel is operating
under IOP DMA, the channel operates at 250 KHz in the normal mode, and 714
Ktiz in the 'burst' triode. The DIVA rate will vary with other processor charnel
usage which may degradate access speed,
3.2.3 Interrupts
There are five interrupt lines between the IOP and the CPU. The interrupt
lines are used to communicate certain IOP hardware detected error conditions
and program controlled interrupt requests. Each interrupt line is connected
to the wire ORed output of A six hit interrupt register. Any bit set in the
register will cause the interrupt, if the interrupt is enabled. The first
two interrupt registers (A and B) have their most significant six bits
i
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set by RM erro r detection hardware. The third interrupt register
has twelve programmable bits that can be set . by the MSC '@INT' instruction,
which includes a rusk of bits to be set or reset. The CPU interrupt
service routi ►re can determine the cause of the interrupt by examining the
proper IOP interrupt status registe by use of a PCI command, which will
also reset the register bits. The CPU program reads the programmable
interrupt register C with a PCI command and interprets the twelve bits as
an Effective Interrupt List (EIL), as indicated in reference H. Each bit
corresponds to a unique IOP interrupt program number, which usually
indicates that a MSC program is finished executing. The last two interrupt
registers (D and C) are spares. The interrupts and I/O channel betw^en the
CPU and IOP is graphically depicted in Figure 3.
3.3 GPC I ntercompu ter Discrete Lines
There are forty discrete input and thirty-two discrete output signal lines.
Eighteen of these lines are interconnected between the five GPCs and are
used to comrmmicate synchronization codes (twelve lines) and R1^ fail,.re
vote status (six lines) to the GPC's (sev Figures 4 and 5 respectively). The
discrete signal lines are terminated in thirty-two bit registers in each
IOP. The IOP Control Monitor controls the loading of the DO register and
reading of the two DI registers through CPU issued PCI/PCO direct I/O
commands. The discrete input lines are split between two registers, A and h.
The first thirty-two bits are in DI registe r A and the last clght bits are
in DI register B. The remaining bits in register 1; are not used. D1 bit
positions 0 - 7 and 12. 13 are hardwired to the Crew Control Panel (CCP) to
indir_ate Halt, Standby, Rein and :PL switch positions. hardwired tits also
ind icate Mass Memory Unit ("ihiU) status, Backup F lighL Control System (GFCS)
etigoge, and TCRMINATL/PIONMAL switch positions.
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The synchronization discrete signal lines (see Figure 4) are arranged so
that GPC 'N' sync bit DO lines 1, 2 and
of GPC 'N+1 1 , 'N+2', and 'N#3'. The DI
bit instead of by GPC. The RM discrete
are arranged so that GI'C 'h' failure vo
lines are connected to the failure vute
3 are connected to the DI lines
sync lines are grouped by sync
signal lines (see Figure 5)
Le	 'N+2' and 'N+3' DO signal
DI lines of GPC 'N+1', 'N+2' and
'103', as indicated in Peference J. The RM failure vote discretes are used
every minor cycle. The synchronization discretes are used at the slowest
rate every minor cycle and the fastest rate is directly related to the use
of I/O and Supe rvi^.ory Calls (SVC's) by the application progrems.
3.4 GC Irrterco!_illut?.i Conunuwiication Overvie..
GPC intercommunication is required to operate a niulticouiputer, mul*iprograrnmin;
configurat' .i, in a coordinated, cooperati c, manner. The GPC's operate in a
eocrd'nated manner by exchanging similar information arid by cross checking
ea-h other. The CPC ` s that are executing the same programs are operating in
a redundant configuration aw', should be executing the same instructions at
Cie sar^e time. The GPC's that are operating as menMLr's of a redundant
configr:r tiun m„A exchange information that allows them to synchronize their
t 1 rociraar execution. This exchange of information is accomplished by use of
dedicated intcrcowputer crnrnnunication data channels arid discrete signal
line,.. The cross checking anon, GPC's by ICC data exchange also allotirs the
GPC's to detect an errant GPC and remnve it frow the redundant set in order
to keep the Data Processing System operating %:orrectly.
3.4.1	 Buses
Ilse main interL,Innection hei ►rcen the ;PC's is the five ICC Data haves. The
ICC data buVA^s consist of t:.isted, shielded pairs. Each GPC commands a
a
1.3-DN-CO504-031
Page 15
dedicated ICC data bus that is interfaced to the other four- GPC':. The ICC
data is transmitted in serial Manchester II code at a rate of one million
bits/second. Each ICC data bus interconnects an IOP MIA of each of the
five GPC's. GPC's transmit serial data over the data bus and can process
s. ultoneous data transmissions on the ICC data bus set. The GPC's communicate
over the ICC data buses by transmitting twenty-eight bit cononand words,
command data words, or response data words. Each IOP has five BCE's that
are dedicated to the five ICC data buses. Each GPC is commander of one of
the five buses and is a listener on the other four buses. The comm<nder
preceeds each message transmission with a "Listen Command" which is a command
word with an interface unit address (IUA) of 01000 binary. The transmitting
BCE sends its ICC message when the receiving BCE goes into the 'receive' mode
of operation.
The transmission process begins by either the CPU or MSC selecting the BCE
associated with the ICC channel. The BCE sends a 'listen' coirnnand with a
common address that will start the other BCE's on the bus that are executing a
Wiat-for-Index (WIX) instruction. The index is used to calculate the address
of the instruction that will process the data sent by the command BCE.
3.4.2 ICC Traffic Catego ries and User Functio ns
There art• two distinct cate,-)r-ies of GPC intercommunication-serial digital
and discrete. These modes of GP'. inter •commun'cation can he used separately
or in conjunction with each other. The serial digital intercommunication is
effected by use of ICC data bus messages which are converted from parallel
twenty four bits words (sixteen data bits plus overhead), transmitted rising a
serial modulation scheme, and re-converted to a parallel twenty-four bit data
word at the receiver.
s
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The serial digital ICC traffic is used to convey messages containing one.
or more words of data between the GPC's. The forty DI and thirty-two
DO signals lines are used to indicate the status of switch positions or
other set/reset, enable/disable, on/off two-state conditions that can
best be intercommunicated using single bits or groups of bits. The ICC
E
•	 traffic is used for conaiiunication between GPO's that are members of d MIT=
set (CS) or a redundant set (RS) of GPC's. The CS traffic is intended for
i	 exchange between active GPC's that are in either the Standby or Run mode and
includes messages that relate to GPC processing that is not controlling
flight critical buses and related functions. The RS traffic is intended
for exchange between GPC's that are cooperating and coordinating the
control of the flight critical data buses and other related control functions.
The CS includes the kS, but the RS does not ne:.essarily include the CS.
Figure 6 shows the ICC user functions. One oI the major users of ICC
comrr,unication traffic is GPC Redundancy Management, which is composed of
GPC synchronization processing for both the CS and RS and Fault Detection
Identification (FDI) processing. There are four basic synchronization
procedures, which include System Software Interface Processing (SSIP)
synchronization (CS), and Timor, I/O and SVC synchronization (RS). Synchronization
is rcquircd only if two or m,)re GPCs are active, and estahlishls a common
starting point in the same progranE being executed by different GPC'	 FDI
processin g , part of I/O complet i on processing, votes the RM sum words generated
by each mer ,her of the RS. The System Interface Processor uses the ICC channel
to exchange information relative to CS meriber GPC's. DPS configuration
management uses the ICC channel to conununicato ch ,'r es nc,cessary to add or
delete memh^rs of the coii;ron and redundant set. Qus configuration changes
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r
are communicated on the ICC channel among RS members whenever there must
be a change of GPC primary or secondary bus corrrrnand.
5
3.4.3 ICC Traffic Initialization
the ICC traffic initiation for the RS and CS are derived from the same
program:::able counter but, due to the queuing stack for the clock interrupts,
occur at different tines. The CS ICC traffic, for one or more GPC's,
occurs at every SSIP synchronization point and is scheduled by the GPC
Locator program to occur every forty milliseconds by placing a Timer Queue
Element (TQE) in the timer queue stack. The RS traffic is initiated at
every Programmable Timer 2 (PC2) interrupt, whereas the CS traffic is
initiated only if the top active TQE is a SSIP synchronization request.
The ICC I/O traffic is initiated by a call to the Flight Computer Operating
System (FCOS) SVC service routine which dispatches the I/O request to the
MSC control program to initiate needed BCE programs. BCE programs are
designed for a specific interface unit address. The BCE program executes
in either the command or listen mode and the command BCE sends a 'listen'
command to 'listening' BCE's. BCE programs expect a fixed number of ICC
message words to be trammi tted. Tile index from the ' 1 i E ten' command
determines the BCE Program to execute which in turn determines the number
of words to receive.
3.4.3	 ICC tlessacLe H^► ndlir
ICC messages are handled by three software functional groups-message
collection,message routing, and message dispatching,
i
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The collector and router are part of the User Interface (UI) software.
The ICC message collector provides support and buffering of individual ICC
messages from System Control (SC) programs, such as GPC Reconfiguration.
The individual t; ,?ssages are collected into a single message block comprised of
coded rrodules. The ICC message buffer is 	 1241-2 x 16 bit buffer in the
cotrr:,on pool part of GPC memory. There are five copies of the buffer in
each GPC; one for each GPC in the convron set. The ICC message buffer for
GPC 'N' is used to store messages input frorn other GPC's, whereas, ICC
message buffers 'N+1', 'N+2', 'N+3', and 'N+4' (modulo 5) are used to store messages
to be output to those GPO's. The first seven data slots in each buffer
are fixed while the remainder are used for variable length messages.
After the message is transfered to the ICC buffer, indices are updated
so that the process will accept additional messages, if there is room.
Once the ICC messages have been exchanged between the common set GPC's, the
ICC message router is invoked to distribute the received message, from the
four inpL't buffers, to the specified processes; for which they are destined.
The ICC Message Table (IMT) contains control data the router uses for
processing the packed messages. The input ICC buffers are scanned and a
comparison made on message destination and type codes. Depending on the
IMT entry, the message may be processed immediately, scheduled for later
processinq, withheld frorn :Moving, or moved to a buffer invoking no proc^sing.
To avoid redundant processing, reduii{ant messages can he filtered out.
During interface processing, the ICC collector is called to finish proc.essiilg
any message. Next, ICC message: are b u ilt for each eomcion pool (COMPOO )
ICC flt-10 that is set and the ICC nee:sage collector is called to place th^-
r, P 
,(;1. IS
OF THS
 POOR
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the ICC massages in the ICC message buffer. The flags are reset if the
ICC message coliector accepts (has room in ICC buffer) the message.
After all messages are built, a SVC is issued to invoke ICC output and
input traffic. The I/O SVC Handler (F10SVC) attempts to start 1/0 operations
by passing an 1/0 Queue Element (IOQE) to the IOP Dispatcher (FIODISP)
which in turn initiates the request by passing a mask of buses needed in
the request to the FSSC Control Program (FIMI^NTL). FIO1CNTL starts the
proper BCE's to executing BCE programs based on the input I/O monitor mask.
The BCE programs are desi,,,ned for a specific interface unit address and
execute in eitner corrnand or listen mode. the conmiand PCE sands a 'listen'
commend to listening BCE's. The 'listen' indices are used to determine
transfer word count for ICC requests. When the ICC traffic exchange is cor,ipletcd,
the ICC message router is called to distribute the received ICC messages.
3.5 GPC ICC Svnchronizo ,C )n Features
Synchronization provides system wide, time coordinated sam-pling of BTU's,
use of the same data sets for RS GPC processing, coordinated c.omrands to
initiate sui,systerr actions, and coordinated GPC information exchanges and
associated processing. The synchronization process involves the intercomhuter
exchange of three-bit binary sync codes over the discrete signal lines. Gf'C
'N' ou' uts its discrete code by loading the DO register bits 20,24 and 2£[;.
The sync codas from the other CPC's are input on the DI signal lines.
The sync bit from GPC's 1441, N+2, and N+3 lwodulo 4) are input on DI lines
20-22, 1 i ►:ewise sync bit 2 on DI lines 24-26 and sync bit 3 on DI 1 inc ; 23-30.
The synchronization processes have a priority order. Tinier sync and
SSIP have highest priority, I!0 sync is next, and SVC sync has lowest
`	 1.3-[IN-0O504-037
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priority. This priority structure allows the I/O sync process to interrupt the
SVC sync process, and SSIP or tinier sync to interrupt either I/O or SVC sync
processing. The priority structure is used to prevent sync failur3 due to
different GPC's being at different sync points at the same time. This could
occur due to a processing tittle skew Which would allow one GPC to arrive at a
higher priority sync slightly ahead of the other RS GEC's. Lower level sytrc
processes must enable higher pr iority sync process interrupts when there is
a sync code discrepancy.
The detailed synchronization functions are discusser: in the following sub-
sections. All fur-ictional flow charts (Figures 7-15) are extracted from Reference
D and are included in this dc:,ign note fo,^ completeness.
3.5.1	 Initial SSIP S;frrchronization
Initial SSIP synchronization is part of the GPC initialization SSIP processing
and is used to determine active GPC' ,  and add them to the common set (see
Firlure 7). The process involves letting the common set sync codes, read
from the sync discrete lines, dissipate. The sync discretes are then read for
a period of fifty milliseconds or until a GPC sends a common sync code. If
no co,,ron sync code is detected, the discrete sync code lines are rend for
ten addi Li onel milliseconds to allow oth: r conrruon . t members to rcpor L. Any
additional common set members determined are added to the coiiimon set sync mask.
3.5.2	 ,o r i a  SSIP S richronization
Normal SSII' synchronization (see Figure I.) is sched,rled to execute at eve ► y
minor cycle. SSIP sync processin g gains CPU control when its IQ[ tittle
ex[rites. The I'C2 interrupt service routiuil counts out the schoduled time
interval. The sync codes of non-comnxrn set members are read and these
G!'C's are allowed t-, Join the CS front
	 1111 T state. The sync codo discrete 1 Ines
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of all CS members are read and checked for the common sync code (100), or
until a Time Counter (TC), set to a COMPOOL value, times out the sync
check process. Any CS member failing to issue the cormron sync code in
the alloted time, is removed from both the conrrnon and redundant sets by
the Sync Fail Processor. Since the TC is re- initialized each time a
previously missing CS member issues the conanon sync code, worst case time
for CS sync would be (TC value)X(number of CS members). When a CS member
has failed a CS sync, it is ignored at all turther CS and RS sync points.
Data bus re-configuration may be necessary when a RS mcitiber controlling
certain data buses is remuved from the RS. Resetting the TC value & inq
synchronization assures that all CS members leave the ;ync point together.
If a new GPC is added to the CS or if the minor cycle counter was
decremented to zero on the previous cycle, then the Master Timing Unit (MSTLI)
is read using a pre-initialized IOQE issued via dr y SVC, the Time
Management Processor (TMP) flag is set for SSIP, and the minor cycle counter is
reset to maximum value. Before exiting the normal SSiP process, the minor cycle
counter is decrementcd and the null sync code (111) is issued on the sync
DO lines.
3.5.3 Timer Sync hroniza tion
Timer synchronization
	 (see Figure 9) occurs at every PC2 interrupt except.
arhon the interrt:pt expires	 the SSIP TQE. The time sync code (101)	 is	 issued
from the TQE expiration routine. The DI ync
	
limes of the RS members are
read and checked for the tir!rer sync code or until	 ;	 tirne counter, which has
been set to a COMPOOL value, 	 is decremented to zero by the loop execution
tine. Any RS member that does not issue a	 timer sync code within	 the
allotted time is deleted from the RS by the sync fail processor (FC11SFAIL).
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When all RS members have issued the timer sync code on their DO lines, the
Dl register is read and the sync lines checked again for stability. If a
tinier sync code is detected from a GPC previously issuing a invalid sync
code, then the time counter for the sync read loop is reset, thus allowing
the GPC's to leave the sync point together. A short delay is processed to
allow sync code detection by other GPC's. The sync fail processor will
initiate updating of bus/data path wasks and CALL the Bus Reconfiguration
routine for buses conn,randed by a fail-to-sync GPC. A flag is set, in the ICC
Flag COMPOOL area to indt,,ate that the RS mask has been updated and a message
should be generated on the next ICC message exchange cycle to comnunicate
the RS mask change to the other GPC's. The null sync code (111) is issued
on the DO sync lines before the time sync routine returns through the PC2
interrupt handler.
3.5.4 In1Put/Out.ut Synchronization
1/0 Synchronization Processing is used to synchronize 1/0 completion (I0-')
interrupts between the GPC's (sec figure 10). The interrupt is initiated by
execution of the MSC '(D INT' instruction. The prograr:!iable interrupt
instruction is executed by the MSC when it has detected that an I/O task
has been completed by a monitored BCE. The I/O sync,,-onization process
involves synchronization	 either the CS or I;S depending on the sync
type hit scat in	 half word of the IOQE, t-rhich provides the control irrfor-11-ation
for a s i ngle I/O request. The I/O cornpletior, processor gains control of
the CPU by a Progr(un Status flora (P S 14) swap, %-hick in turn calls the I/O
synchronlzi;tion process.
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An IOQL flan bit indicates if the completed trar,sacticn had errors. The IOC
sync code (010) is issued if no I/O errors occurred or the Input Problem
Report (IPk) sync cede i q issu"d on the DO .ync lines li/O errors are
indi(,atcd). The process goes into a loop rent;ing the DI r'egist'r and
checking for IOC or IPR sync codes sent 'Irom the members of the syncing set
(CR or RS). A time counter decremented by the loop execution time, is set to
an I-COS CO,fP001 value to time the syncing process. 	 If the correct sync:
codes a re riot read in the alloted time, the sync fail processor (FCMSF;.IL) is
called '.o remove the tail-ter-sync GPC from the syncing set and perform any
necessary bus reconfiguration. The DI register is rend again to check the
sync codes for stability. if the two reads are riot identical or the
sync codes are not IOC or IPR thin the timer interrupt is enabled, then
di::ahled, to allo:r a possible RS time synchronizi.tion process to gain CPU
carctrol.	 If nc, inter'rupt occurs, then the last syn(. wdeS input are clWched
for a correct sync code from a Gf'C previously issuing are incorrect sync code.
A new correct sync code will reset the tiriie counter and start the sync code
input loop from the beginning. 	 If after tr-:c identical i;-.puts, the sync codes
are IOC or IPR, then a delay is processed to give the other G t 'C's tine to
receive the correct sync code. The sync codas arc again input, for a third
time and if the sync codes are IOC or IPR, then the process exits the' input
loop. N-xt, the null sync codo (111) is is-^ucd by load'.ng the DO register.
1PR co(!(:s received i rom, any of the CPC's iir'e ;av-.- td for 10ter pr ot(•ctcd
transaction processing.	 Ii the IOQF device 11) indicates iCC for IPR, tha n Vn
ILC/1 ► 'f< I0QE is queued. 	 1he 1/0 sync in piogress flog is reset to zero before
control is returned to flic, 1/0 co„rplct,c)n proc:ossor.
^l ^
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3.5.5 SVC Synclrronizatiun
The Supervisor Call synchronization process is the lowest priority
synchronization process and is invoked at S 1!C interrupts which request
data gathering o. queue ahanipulation functions (see Figure lla). Tilt- irlLerrupt
causes a PSW swap that put, the CPU in the supervisory state from which
prcgram controlled I/O (1 1 CI/0) can be performed.
The SVC synchronization. process begins by setting the SVC sync-in-progress
flag so that if higher order synchronization processes (1/0 and timer) interrupt.,
the SVC may be re-issued. The D'_ register is read and the sync code limes
of all RS members checked for the SVC sync cede (110). If the SVC sync code
is not received, a titre counter, set to a UI CO'SPOOL value, will terninatf!
the synchronization process. If the SVC synchronization process tin ges out,
t1w fail-tc;-sync. GPC's are removed from the RS. Pic DI register is input
twice to check for stability.	 If the two inputs are identical and all the
sync codes are SVC, then a shcri, delay is processed and the D1 register is
input and checked a third Iime.
	 If sync codes are correct, after the third
-read, the null sync code (111) is loaded into the DO register, the
SVC sync•-in-progress indicator is reset, and the progr2nl exits. If thr
two input reads arere noL identical or if all the sync codes acre nut SVC,
then the timer and I/O into ► rupts arc vii,-,bled and then disabled.	 If no
inter rupt occr rs, then the lest PI register input is checked for ne^•r correct
sync codes reported from previously incorrect GPC'<. if a near Correct syncc
is d( , tectod, then the input title:' cc:.nter is reset. to ma,-Arnmr value and
the N register int:ut l oop is started from the br.dlnninc„ thereby mtblirg
the WT'!- Le exit. t I I	 input '1 ( 1 	 to;Iet.IW1'.	 Th!' s5nchrorli7MiOil cedes are
sur.lr +.arizecl in Figure 111).
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3.6 Fault Detec tion Identific ation
Another form of RM is Fault Detection Identification (FDI) processing
(sec Figure 12). FDI votes on the P."t checksuw ;cords, which are calculated
by the Guidance, Navigation and Untrol (GN';C, fast Lxecutive module,
for specified critical output commands. These sum word s, are transmitted on
the ICC data buses between RS members so th^it every CI'C receives one less'
SLIM word than the nu,rber of GPO's in the RS. Each RS GPC compares its sure word
with the other GPC sure words and sets a NOGO vote, against itself cr the other
GPC's, whenever there is a sum word difference. GPC counters are transferred to
other GPC''s by ICC message once per second. Nominally, three consecutive iW%')O
opinions of a GPC are voted before the associated GPC DO register fail vote
bit is set via the appropriate bit set in the Set Fail iliScr •etes Nask of tht-
Coinminications Vector lable (CVT). The RF1 sum word is the first thirty-ti-.'O
bit word in each ICC Buffer.
3.7 S stern IrrterFice Processor
Another major user of ICC is the System Interface Processor (SIP) which
provides control for system-wide, processes which ar; required to operate
simultaneously in a coordinated manner in the CS meniher CPC's (see Figure 13).
The SIP is scheduled by the GPC Location process to execute every minor
cycle when critical applications pcocesses are not ac,ti';e, unless the GPC
is in the HALT anode or turned off. The CS mask is used to deterwin. , if
other GPC's are active, and if so, a wait for ICC I!0 is pr rocessc,d. The
RM curl word is moved to the ICC buffer, there the IC(. 	 collectul
is forced to tetidinz-Le prom,--sin') of ;rnS nIcssa{fie int ^rru! ' ted by S11 1 .	 An
ICC I;ws C' (4q(1 is built for each actiV(2 GPC for CV(T .V CC flag bit flWt is set,
ir,dicotin^i an up0it.tA valu: or' st ,.rtus.	 Tile bits frrr set ley appii cat ion ,) z.nd
control processes '.)etwoeil CilUor cy,:IE' points.	 NrL' the	 are
It	 -
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built, an FCOS SVC is issued to initiate the ICC message transmission.
The data transferred can be self status for other CPC's, internal clod:
time (when time management function is invoked after sync routine),
keyboard input configu ration charge, systems status data for display,
system softwaiv logic control parameter status, annunciation cothwon for
all memory configurations, and mass memory I/O contention coordination data.
The ICC router processes the GPO's own ICC buffer and any ICC buffers
received from other active GPC's when ICC message transfer terminates, The
ICC buffer controls are reinitialized for the next minor cycle.
3.8 DPS_ Reconfic oration
DPS reconfiguration also utilizes ICC and is composed of GPC Reconfiguration
and Data Bus Reconfiguration. Reconfiguration is initiated by user inputs
which specify the state to which the CPS and its elakents must be nodifi, d.
The price GPC controls the reconfiguration of GPC's while any other GPC involved
in the process operates under the direction of the prime GPC. GPC
reconfiguration is necessary when a ma or function Operational Sequence.
(OPS) transition requires a chan g e in the GFC RS to support the OPS.
3.8.1
	
GPC Reconfiquratior,
The GPC reconfiguration processor services requests t. , overlay main	 v-ith
new memerl configurations and controls the forming of new sets of redundant.
GPC's (see Figure 14) . GPC's in the CS whi ch are needed in the new RS for t h''
new OPS receive an ?CC nessage from the prima GPC conauricating the tl'pWing
changes in thv DPS configure!iu p . Messages transfe ► ed via ICC to initiate anti
control r • econfiguretion in secondary C?C's are of five types. The f irit. tN; -
r
d VO, ,l C.Y.
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tells new GPC's for the RS being formed that reconfi r^ uration is about to
take place. The second type message tells the new GI'C's for the RS being
formed that a new MIS is to be initiated. The third type message tells
new GEC's for the RS being torrrred that the overlay for the new OPS is to
proceed now. The fourth type massage is the reconfiguration VVU overlay
completion status, and the fifth type message sends application process
initialization data to new GEC's in the RS. 1CC messajcs are also built
to control RS initiation and GPC sync for rxniory overlay initiation. The
new RS of GEC's is synchronized after which the MMU reed is requested of
all GEC's. The prime GPC commands the f"MU load and transmits 14141 'listen'
instructions v ia ICC channel message to tfe secondary G('C's. After the MMU
load, systew initialization ICC messages are transmitted to the
secondary GEC's. ' she messages are lists of processes thot must continue
operation across the OPS transition and are resident in the major function
(MF) overlay.
3.13.2 Nta_ flu, ReconficLr.ation
The data bus configuration chango process provide a means for changing
conti»and of a data bus from one GPC to another (see figure 15). One GPC
releases command of a bus, while another GPC assumes coo;,nand of that bus.
The bus confiqurZt.inn change process cau.es the appropriate GCE to be set
to 'listen' or 'co-!: od'. A bus reconfigur0tiOn nWssade is passed to the
ICC hies^ago Collector and issued at CS synchronization time to all other
acfi. ive
 Gi'C's.	 Upon complcLiMl of the ICC, th- ICC M--'Ssil(le RouLrl distributes
the bus reconfiguration message to the Bus Conf igurat.io;r 	 Processor.
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The ICC buffer number and array index point to the message to be prOLessed.
The DI register A data in the ICC buffer is used to determine the GPC PUN/
STBY status.
The bus configuration messa(, es can originate frori major function switch chancie,
computer/CRT key input, DPS Configuration MDO for Display (foriddlly executed
by the comPutei'/hus key inE)ut), Launch Data hu (l DB) coiinanuer or bus change,
new OPS request, UPS terminate request, Force OPS 0 request, or fail-to-sync
request. Bus configuration table,, the UPS Status table, the GPC Status fable,
and hus/data path i,asks and counters ire u, dated and this infornibtion is
transfered to all GFC's via ICC message so they can u;)date their correspcndinn
tables at the conclusion of the processing.
1.3-pN-CO504-037
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4.0 CONCI Us I ON
The orbiter Rata Processing System intercomputer and intracon"puter processes
have been described in sufficient detail to be understood without reference
to other Shuttle documents. Based upon this description, it is noteworthy
to emphasize that intercomput.er communication processing is clearly one of
the most complex areas of this multicomputer, multiprograrmning system and
serves the most critical function of redundant set W IC operation. Synchronization
and the associated ICC message traffic require extremely cmiplicatod an" time
critical logic, which is by its nature subject to potential errors. The
basic design has the potential of correct operation but should be considercd
suspect if any timing probleurs occur during testing.
The timing of ICC message traffic is critical to the operation of the redundant
set. Variations in response to interrupts, the processing time between
the interrupt and the resulting I/O operation, may provide sufficient time
sl.2-4,een RS GEC's to cause a transmitting QCE to send a messagc- before
the receiving BCE is initialized to receive it. More analysis and some
laboratory measurements will be needed to verify that no timing prohlcros
exist.
I reduent synchronization of the red-,indant set (500 to 600 syr-!chronizatio"is
per second) "nay cause a CPU execution time overload. The possibility of
combining applications "call-,"for I/O to reduce the nu-nber of redundant set
synchronizations should be considered as a mean 's
 of reducing the CPU overhead
associated With I/O and synchronization.
logo 49
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